"READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA ..."

Lucas Bragança da Silva et al. (2019)

> Home

Details and statistics

DOI: 10.1145/3358187

access: closed

type: Journal Article

metadata version: 2022-11-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tecs/SilvaFCMVPJN19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tecs/SilvaFCMVPJN19
Lucas Bragança da Silva, Ricardo S. Ferreira, Michael Canesche, Marcelo M. Menezes, Maria D. Vieira, Jeronimo Costa Penha, Peter Jamieson, José Augusto Miranda Nacif:
READY: A Fine-Grained Multithreading Overlay Framework for Modern CPU-FPGA Dataflow Applications. ACM Trans. Embed. Comput. Syst. 18(5s): 56:1-56:20 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.