default search action
Google
Google Scholar
Semantic Scholar
Internet Archive Scholar
CiteSeerX
ORCIDJinfeng Kang
Person information
Refine list
refinements active!
zoomed in on ?? of ?? records
view refined list in
export refined list as
2020 – today
- 2024
[j19]Lixia Han
, Renjie Pan, Zheng Zhou, Hairuo Lu, Yiyang Chen, Haozhang Yang, Peng Huang, Guangyu Sun, Xiaoyan Liu, Jinfeng Kang:
CoMN: Algorithm-Hardware Co-Design Platform for Nonvolatile Memory-Based Convolutional Neural Network Accelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 43(7): 2043-2056 (2024)- [c17]Lixia Han, Peng Huang, Zheng Zhou, Yiyang Chen, Haozhang Yang, Xiaoyan Liu, Jinfeng Kang:
Pipeline Design of Nonvolatile-based Computing in Memory for Convolutional Neural Networks Inference Accelerators. DATE 2024: 1-2 - [c16]Ao Shi, Yizhou Zhang, Lixia Han, Zheng Zhou, Yiyang Chen, Lifeng Liu, Linxiao Shen, Peng Huang, Xiaoyan Liu, Jinfeng Kang:
Low Quantization Error Readout Circuit with Fully Charge-Domain Calculation for Computation-in-Memory Deep Neural Network. ISCAS 2024: 1-5 - 2023
- [j18]Guihai Yu, Peng Huang, Runze Han, Lixia Han, Xiaoyan Liu, Jinfeng Kang:
Co-optimization strategy between array operation and weight mapping for flash computing arrays to achieve high computing efficiency and accuracy. Sci. China Inf. Sci. 66(2) (2023) - [j17]Haozhang Yang, Peng Huang, Runze Han, Xiaoyan Liu, Jinfeng Kang:
An ultra-high-density and energy-efficient content addressable memory design based on 3D-NAND flash. Sci. China Inf. Sci. 66(4) (2023) - [j16]Shiyue Song, Peng Huang, Wensheng Shen, Lifeng Liu, Jinfeng Kang:
A 3.3-Mbit/s true random number generator based on resistive random access memory. Sci. China Inf. Sci. 66(11) (2023) - [c15]Lixia Han, Peng Huang, Zheng Zhou, Yiyang Chen, Xiaoyan Liu, Jinfeng Kang:
A Convolution Neural Network Accelerator Design with Weight Mapping and Pipeline Optimization. DAC 2023: 1-6 - 2022
- [j15]Runze Han, Peng Huang, Yachen Xiang, Hong Hu, Sheng Lin, Peiyan Dong, Wensheng Shen, Yanzhi Wang, Xiaoyan Liu, Jinfeng Kang:
Floating Gate Transistor-Based Accurate Digital In-Memory Computing for Deep Neural Networks. Adv. Intell. Syst. 4(12) (2022) - [j14]Lixia Han, Peng Huang, Yijiao Wang, Zheng Zhou, Yizhou Zhang, Xiaoyan Liu, Jinfeng Kang:
Efficient Discrete Temporal Coding Spike-Driven In-Memory Computing Macro for Deep Neural Network Based on Nonvolatile Memory. IEEE Trans. Circuits Syst. I Regul. Pap. 69(11): 4487-4498 (2022) - 2021
- [j13]Runze Han, Yachen Xiang, Peng Huang, Yihao Shan, Xiaoyan Liu, Jinfeng Kang:
Flash Memory Array for Efficient Implementation of Deep Neural Networks. Adv. Intell. Syst. 3(5): 2000161 (2021) - [j12]Linlin Cai, Wangyong Chen, Jinfeng Kang, Gang Du, Xiaoyan Liu, Xing Zhang:
A physics-based electromigration reliability model for interconnects lifetime prediction. Sci. China Inf. Sci. 64(11) (2021) - [j11]Feng Wang, Guojie Luo, Guangyu Sun, Jiaxi Zhang, Jinfeng Kang, Yuhao Wang, Dimin Niu, Hongzhong Zheng:
STAR: Synthesis of Stateful Logic in RRAM Targeting High Area Utilization. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(5): 864-877 (2021) - [c14]Lixia Han, Yachen Xiang, Peng Huang, Guihai Yu, Runze Han, Xiaoyan Liu, Jinfeng Kang:
Novel Weight Mapping Method for Reliable NVM based Neural Network. IRPS 2021: 1-6 - 2020
- [j10]Xiaole Cui, Qiujun Lin, Xiaoxin Cui, Feng Wei, Xiaoyan Liu, Jinfeng Kang:
The synthesis method of logic circuits based on the iMemComp gates. Integr. 74: 115-126 (2020)
2010 – 2019
- 2019
- [j9]Runze Han, Peng Huang, Yudi Zhao, Xiaole Cui, Xiaoyan Liu, Jinfeng Kang:
Efficient evaluation model including interconnect resistance effect for large scale RRAM crossbar array matrix computing. Sci. China Inf. Sci. 62(2): 22401:1-22401:11 (2019) - [j8]Yuning Jiang, Peng Huang, Zheng Zhou, Jinfeng Kang:
Circuit design of RRAM-based neuromorphic hardware systems for classification and modified Hebbian learning. Sci. China Inf. Sci. 62(6): 62408:1-62408:19 (2019) - [j7]Runze Han, Peng Huang, Yachen Xiang, Chen Liu, Zhen Dong, Zhiqiang Su, Yongbo Liu, Lu Liu, Xiaoyan Liu, Jinfeng Kang:
A Novel Convolution Computing Paradigm Based on NOR Flash Array With High Computing Speed and Energy Efficiency. IEEE Trans. Circuits Syst. I Regul. Pap. 66-I(5): 1692-1703 (2019) - [c13]Feng Wang, Guojie Luo, Guangyu Sun, Jiaxi Zhang, Peng Huang, Jinfeng Kang:
Parallel Stateful Logic in RRAM: Theoretical Analysis and Arithmetic Design. ASAP 2019: 157-164 - [c12]Jinfeng Kang, Peng Huang, Runze Han, Yachen Xiang, Xiaole Cui, Xiaoyan Liu:
Flash-based Computing in-Memory Scheme for IOT. ASICON 2019: 1-4 - [c11]Weiiie Xu, Yudi Zhao, Peng Huang, Xiaoyan Liu, Jinfeng Kang:
3D Vertical RRAM Array and Device Co-design with Physics-based Spice Model. ASICON 2019: 1-4 - [c10]Min Zhang, Peng Huang, Yizhou Zhang, Yachen Xiang, Runze Han, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang:
FNSim: A Device-Circuit-Algorithm Codesigned Simulator for Flash based Neural Network. ASICON 2019: 1-4 - [c9]Yachen Xiang, Peng Huang, Zheng Zhou, Runze Han, Yuning Jiang, Q. M. Shu, Zhiqiang Su, Yongbo Liu, Xiaoyan Liu, Jinfeng Kang:
Analog Deep Neural Network Based on NOR Flash Computing Array for High Speed/Energy Efficiency Computation. ISCAS 2019: 1-4 - 2018
- [j6]Yuning Jiang, Peng Huang, Dongbin Zhu, Zheng Zhou, Runze Han, Lifeng Liu, Xiaoyan Liu, Jinfeng Kang:
Design and Hardware Implementation of Neuromorphic Systems With RRAM Synapses and Threshold-Controlled Neurons for Pattern Recognition. IEEE Trans. Circuits Syst. I Regul. Pap. 65-I(9): 2726-2738 (2018) - [c8]Runze Han, Peng Huang, Yachen Xiang, Chen Liu, Zhekang Dong, Zhiqiang Su, Yongbo Liu, L. Liu, Xiaoyan Liu, Jinfeng Kang:
A Novel Convolution Computing Paradigm Based on NOR Flash Array with High Computing Speed and Energy Efficient. ISCAS 2018: 1-4 - 2017
- [j5]Xiaole Cui, Qiang Zhang, Xiaoxin Cui, Xin'an Wang, Jinfeng Kang, Xiaoyan Liu:
Testing of 1TnR RRAM array with sneak path technique. Sci. China Inf. Sci. 60(2): 29402 (2017) - 2016
- [c7]Jinfeng Kang, Peng Huang, Zhe Chen, Yudi Zhao, Chen Liu, Runze Han, Lifeng Liu, Xiaoyan Liu, Yangyuan Wang, Bin Gao:
Physical understanding and optimization of resistive switching characteristics in oxide-RRAM. ESSDERC 2016: 154-159 - [i1]Haitong Li, Peng Huang, Bin Gao, Xiaoyan Liu, Jinfeng Kang, H.-S. Philip Wong:
Device and Circuit Interaction Analysis of Stochastic Behaviors in Cross-Point RRAM Arrays. CoRR abs/1606.07457 (2016) - 2015
- [j4]Yi Hou, Bing Chen, Zhe Chen, Feifei Zhang, Lifeng Liu, Jinfeng Kang, Yuhua Cheng:
Doping profile modification approach of the optimization of HfO x based resistive switching device by inserting AlO x layer. Sci. China Inf. Sci. 58(6): 1-7 (2015) - [c6]Jinfeng Kang, Haitong Li, Peng Huang, Zhe Chen, Bin Gao, Xiaoyan Liu, Zizhen Jiang, H.-S. Philip Wong:
Modeling and design optimization of ReRAM. ASP-DAC 2015: 576-581 - [c5]Haitong Li, Zizhen Jiang, Peng Huang, Y. Wu, Hong-Yu Chen, Bin Gao, Xiaoyan Liu, Jinfeng Kang, H.-S. Philip Wong:
Variation-aware, reliability-emphasized design and optimization of RRAM using SPICE model. DATE 2015: 1425-1430 - [c4]Jinfeng Kang, Bin Gao, Peng Huang, Lifeng Liu, Xiaoyan Liu, H. Y. Yu, Shimeng Yu, H.-S. Philip Wong:
RRAM based synaptic devices for neuromorphic visual systems. DSP 2015: 1219-1222 - 2014
- [c3]Peng Huang, Bing Chen, Haitong Li, Zhe Chen, Bin Gao, Xiaoyan Liu, Jinfeng Kang:
Parameters extraction on HfOX based RRAM. ESSDERC 2014: 250-253 - [c2]Jinfeng Kang, Bin Gao, Bing Chen, Peng Huang, Feifei Zhang, Xiaoyan Liu, Hong-Yu Chen, Zizhen Jiang, H.-S. Philip Wong, Shimeng Yu:
Scaling and operation characteristics of HfOx based vertical RRAM for 3D cross-point architecture. ISCAS 2014: 417-420 - [c1]Shimeng Yu, Yexin Deng, Bin Gao, Peng Huang, Bing Chen, Xiaoyan Liu, Jinfeng Kang, Hong-Yu Chen, Zizhen Jiang, H.-S. Philip Wong:
Design guidelines for 3D RRAM cross-point architecture. ISCAS 2014: 421-424 - 2012
- [j3]Violaine Iglesias, Mario Lanza, Albin Bayerl, Marc Porti, Montserrat Nafría, Xavier Aymerich, Lifeng Liu, Jinfeng Kang, Gennadi Bersuker, Kai Zhang, Ziyong Shen:
Nanoscale observations of resistive switching high and low conductivity states on TiN/HfO2/Pt structures. Microelectron. Reliab. 52(9-10): 2110-2114 (2012) - 2010
- [j2]Ming Li, Jinfeng Kang, Yangyuan Wang:
A novel voltage-type sense amplifier for low-power nonvolatile memories. Sci. China Inf. Sci. 53(8): 1676-1681 (2010)
2000 – 2009
- 2009
- [j1]Ru Huang, HanMing Wu, Jinfeng Kang, DeYuan Xiao, XueLong Shi, Xia An, Yu Tian, Runsheng Wang, Liangliang Zhang, Xing Zhang, Yangyuan Wang:
Challenges of 22 nm and beyond CMOS technology. Sci. China Ser. F Inf. Sci. 52(9): 1491-1533 (2009)
Coauthor Index
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.
Unpaywalled article links
Add open access links from 
to the list of external document links (if available).
Privacy notice: By enabling the option above, your browser will contact the API of unpaywall.org to load hyperlinks to open access articles. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Unpaywall privacy policy.
Archived links via Wayback Machine
For web page which are no longer available, try to retrieve content from the 
of the Internet Archive (if available).
Privacy notice: By enabling the option above, your browser will contact the API of archive.org to check for archived content of web pages that are no longer available. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Internet Archive privacy policy.
Reference lists
Add a list of references from 
, 
, and 
to record detail pages.
load references from crossref.org and opencitations.net
Privacy notice: By enabling the option above, your browser will contact the APIs of crossref.org, opencitations.net, and semanticscholar.org to load article reference information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the Crossref privacy policy and the OpenCitations privacy policy, as well as the AI2 Privacy Policy covering Semantic Scholar.
Citation data
Add a list of citing articles from and to record detail pages.
load citations from opencitations.net
Privacy notice: By enabling the option above, your browser will contact the API of opencitations.net and semanticscholar.org to load citation information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the OpenCitations privacy policy as well as the AI2 Privacy Policy covering Semantic Scholar.
OpenAlex data
Load additional information about publications from 
.
Privacy notice: By enabling the option above, your browser will contact the API of openalex.org to load additional information. Although we do not have any reason to believe that your call will be tracked, we do not have any control over how the remote server uses your data. So please proceed with care and consider checking the information given by OpenAlex.
last updated on 2024-10-16 20:33 CEST by the dblp team
all metadata released as open data under CC0 1.0 license
see also: Terms of Use | Privacy Policy | Imprint
dblp was originally created in 1993 at:
since 2018, dblp has been operated and maintained by:
the dblp computer science bibliography is funded and supported by:
