default search action
"Soft error immune latch design for 20 nm bulk CMOS."
Taiki Uemura et al. (2015)
- Taiki Uemura, Takashi Kato, Hideya Matsuyama, Masanori Hashimoto:
Soft error immune latch design for 20 nm bulk CMOS. IRPS 2015: 4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.