"A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL."

Koichiro Ishibashi et al. (1995)

> Home

Details and statistics

DOI: 10.1109/4.475706

access: closed

type: Journal Article

metadata version: 2023-05-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/IshibashiKTMOIYNN95
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/IshibashiKTMOIYNN95
Koichiro Ishibashi, Kunihiro Komiyaji, Hiroshi Toyoshima, Masataka Minami, Nagatoshi Ohki, Hiroshi Ishida, Toshiaki Yamanaka, Takahiro Nagano, Takashi Nishida:
A 300-MHz 4-Mb wave-pipeline CMOS SRAM using a multiphase PLL. IEEE J. Solid State Circuits 30(11): 1189-1195 (1995)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.