Simulating the complexity of regular VLSI layout | IEEE Journals & Magazine | IEEE Xplore