On Increasing Signal Integrity with Minimal Decap Insertion in Area-Array SoC Floorplan Design | IEEE Conference Publication | IEEE Xplore