Partial Gating Optimization for Power Reduction During Test Application | IEEE Conference Publication | IEEE Xplore