New hardware-efficient algorithm and architecture for the computation of 2-D DCT on a linear systolic array | IEEE Conference Publication | IEEE Xplore