Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM | IEEE Conference Publication | IEEE Xplore