Formal Verification of Bypassed Processor Pipelines | IEEE Conference Publication | IEEE Xplore