Investigation on Latch-Up Path Between I/O PMOS and Core PMOS in a 0.18-μm CMOS Process | IEEE Conference Publication | IEEE Xplore