A Parallel Architecture for Hermitian Decoders: Satisfying Resource and Throughput Constraints | IEEE Conference Publication | IEEE Xplore