Formal Temporal Characterization of Register Vulnerability in Digital Circuits | IEEE Conference Publication | IEEE Xplore