A Computer Architecture for High Pin Count Testers | IEEE Conference Publication | IEEE Xplore