Design and performance of CMOS TSPC cells for high speed pseudo random testing | IEEE Conference Publication | IEEE Xplore