As we will show in this paper, intelligent use of the compiler allows for power gating at a finer grain (i.e., functional units, registers), saving considerable ...
In this paper we proposed a new approach to save energy on. VLIW processors through power gating instructions. An algorithm for insertion of this kind of ...
Leveraging Compiler Support on VLIW processors for Efficient Power Gating. Author: Giraldo, Juan SP. Carro, Luigi ; Wong, Stephan ; Beck, Antonio CS. Keywords ...
Leveraging Compiler Support on VLIW Processors for Efficient ...
colab.ws › articles › ISVLSI.2016.70
By using our compiler technique, it is possible to save up of 20% in the total energy consumption with marginal losses in performance. References 13.
Bibliographic details on Leveraging Compiler Support on VLIW Processors for Efficient Power Gating.
Leveraging Compiler Support on VLIW Processors for Efficient Power Gating. Conference Paper. Jul 2016. Juan Sebastian · Luigi Carro ...
Leveraging compiler support on VLIW processors for efficient power gating. JSP Giraldo, L Carro, S Wong, ACS Beck. 2016 IEEE Computer Society Annual Symposium ...
People also ask
How does a VLIW processor differ from a traditional processor in terms of its basic working principle?
What is the difference between superscalar and VLIW architectures?
In this paper, we propose compiler scheduling algorithms targeting two previously ignored power-hungry components in clustered VLIW architectures.
In this article, we investigate compiler-analysis techniques that are related to reducing leakage power. The architecture model in our design is a system with ...
This paper proposes a compiler-based solution to the problem of inserting power gating instructions into code to control activation/deactivation (i.e., ...