Nov 5, 2012 · The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power ...
Optimization and implementation of scaling-free CORDIC-based direct ...
pubmed.ncbi.nlm.nih.gov › ...
The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and ...
The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and ...
In this paper, a novel direct digital frequency synthesizer (DDFS) based on scaling-free CORDIC is presented. The proposed multiplier-less architecture with ...
A novel direct digital frequency synthesizer (DDFS) based on scaling-free CORDIC with small ROM and pipeline data path has advantages of high data rate, ...
The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and ...
Scaling-free-CORDIC is one of the famous CORDIC implementations with advantages of speed and area. In this paper, a novel direct digital frequency synthesizer ( ...
The scaling-free CORDIC-based architecture is suitable for VLSI implementations for the DDFS applications in terms of hardware cost, power consumption, SNR, and ...
Scaling-free-CORDIC is one of the famous CORDIC implementations with advantages of speed and area. In this paper, a novel direct digital frequency synthesizer ( ...
People also ask
What is the Cordic algorithm used for?
What is a direct digital frequency synthesizer?
The conventional CORDIC algorithm is optimized using selective rotation (SR) techniques which employ rotation selection algorithm (RSA) for faster ...