Memory dependence prediction allows out-of-order issue processors to achieve high
degrees of instruction level parallelism by issuing load instructions at the earliest time
without causing a significant number of memory order violations. We present a simple
mechanism which incorporates multiple speculation levels within the processor and
classifies the load and the store instructions at run time to the appropriate speculation level.
Each speculation level is termed as a color and the sets of load and store instructions are …