Fast and memory efficient VLSI architecture for output probability computations of HMM-based recognition systems | IEEE Conference Publication | IEEE Xplore