Design of scan-testable CMOS sequential circuits | IEEE Conference Publication | IEEE Xplore