A test clock reduction method for scan-designed circuits | IEEE Conference Publication | IEEE Xplore