UltraSPARC: Difference between revisions
m Bot: Migrating 5 interwiki links, now provided by Wikidata on d:q2641407 (Report Errors) |
m avoid unnec redirect |
||
(13 intermediate revisions by 11 users not shown) | |||
Line 1: | Line 1: | ||
{{Short description|Microprocessor developed by Sun Microsystems}} |
|||
{{Infobox CPU |
|||
{{inline refs needed|date=November 2017}}{{Infobox CPU |
|||
| name = UltraSPARC |
| name = UltraSPARC |
||
| image = KL_Sun_UltraSparc.jpg |
| image = KL_Sun_UltraSparc.jpg |
||
Line 23: | Line 24: | ||
| pack1 = |
| pack1 = |
||
| arch = [[SPARC V9]] |
| arch = [[SPARC V9]] |
||
| predecessor = [[SuperSPARC]] II |
|||
⚫ | |||
| microarch = |
| microarch = |
||
| numcores = 1 |
| numcores = 1 |
||
}} |
}} |
||
The '''UltraSPARC''' is a [[microprocessor]] developed by [[Sun Microsystems |
The '''UltraSPARC''' is a [[microprocessor]] developed by [[Sun Microsystems]] and fabricated by [[Texas Instruments]], introduced in mid-1995. It is the first microprocessor from Sun to implement the 64-bit [[SPARC V9]] [[instruction set architecture]] (ISA). [[Marc Tremblay]] was a co-microarchitect. |
||
== Microarchitecture == |
== Microarchitecture == |
||
The UltraSPARC is a four-issue [[superscalar]] microprocessor that executes instructions in [[Out |
The UltraSPARC is a four-issue [[superscalar]] microprocessor that executes instructions in [[Out-of-order execution#In-order processors|in-order]]. It includes a nine-stage integer [[Instruction pipeline|pipeline]]. |
||
=== Functional units === |
=== Functional units === |
||
Line 49: | Line 52: | ||
== Fabrication == |
== Fabrication == |
||
It contained 3.8 million transistors. It was fabricated in Texas Instruments' EPIC-3 process, a 0.5 |
It contained 3.8 million transistors. It was fabricated in Texas Instruments' EPIC-3 process, a 0.5 μm [[complementary metal–oxide–semiconductor]] (CMOS) process with four levels of metal. The UltraSPARC was not fabricated in a [[BiCMOS]] process as Texas Instruments claimed it did not scale well to 0.5 μm processes and offered little performance improvement. The process was perfected on TI's MVP [[digital signal processor]] (DSP) with some features missing such as three levels of metal instead of four and a 0.55 feature size, before it was used to fabricate the UltraSPARC to avoid a repeat of the fabrication problems encountered with [[SuperSPARC]]. |
||
== Package == |
== Package == |
||
Line 55: | Line 58: | ||
The UltraSPARC is packaged in a 521-contact plastic [[ball grid array]] (PBGA). |
The UltraSPARC is packaged in a 521-contact plastic [[ball grid array]] (PBGA). |
||
== Related |
== Related processors == |
||
[[SuperSPARC]] |
* [[SuperSPARC]] |
||
⚫ | |||
[[UltraSPARC |
* [[UltraSPARC III]] |
||
* [[UltraSPARC IV]] |
|||
⚫ | |||
⚫ | |||
== References == |
== References == |
||
Line 73: | Line 73: | ||
{{Sun hardware}} |
{{Sun hardware}} |
||
[[Category:Microprocessors]] |
|||
[[Category:Sun microprocessors]] |
[[Category:Sun microprocessors]] |
||
[[Category:SPARC microprocessors]] |
[[Category:SPARC microprocessors]] |
||
[[Category:Superscalar microprocessors]] |
|||
[[Category:64-bit microprocessors]] |
Latest revision as of 14:16, 19 December 2023
This article includes a list of references, related reading, or external links, but its sources remain unclear because it lacks inline citations. (November 2017) |
General information | |
---|---|
Launched | 1995 |
Discontinued | 1997 |
Designed by | Sun Microsystems |
Performance | |
Max. CPU clock rate | 143 MHz to 200 MHz |
Architecture and classification | |
Instruction set | SPARC V9 |
Physical specifications | |
Cores |
|
History | |
Predecessor | SuperSPARC II |
Successor | UltraSPARC II |
The UltraSPARC is a microprocessor developed by Sun Microsystems and fabricated by Texas Instruments, introduced in mid-1995. It is the first microprocessor from Sun to implement the 64-bit SPARC V9 instruction set architecture (ISA). Marc Tremblay was a co-microarchitect.
Microarchitecture
[edit]The UltraSPARC is a four-issue superscalar microprocessor that executes instructions in in-order. It includes a nine-stage integer pipeline.
Functional units
[edit]The execution units were simplified relative to the SuperSPARC to achieve higher clock frequencies - an example of a simplification is that the ALUs were not cascaded, unlike the SuperSPARC, to avoid restricting clock frequency.
The integer register file has 32 64-bit entries. As the SPARC ISA uses register windows, of which the UltraSPARC has eight, the actual number of registers is 144. The register file has seven read and three write ports. The integer register file provides registers to two arithmetic logic units and the load/store unit. The two ALUs can both execute arithmetic, logic and shift instructions but only one can execute multiply and divide instructions.
The floating-point unit consists of five functional units. One executes floating point adds and subtracts, one multiplies, one divides and square-roots. Two units are for executing SIMD instructions defined by the Visual Instruction Set (VIS). The floating-point register file contains thirty-two 64-bit registers. It has five read ports and three write ports.
Cache
[edit]The UltraSPARC has two levels of cache, primary and secondary. There are two primary caches, one for instructions and one for data. Both have a capacity of 16 KB.
The UltraSPARC required a mandatory external secondary cache. The cache is unified, has a capacity of 512 KB to 4 MB and is direct-mapped. It can return data in a single cycle. The external cache is implemented with synchronous SRAMs clocked at the same frequency as the microprocessor, as ratios were not supported. It is accessed via the data bus.
Fabrication
[edit]It contained 3.8 million transistors. It was fabricated in Texas Instruments' EPIC-3 process, a 0.5 μm complementary metal–oxide–semiconductor (CMOS) process with four levels of metal. The UltraSPARC was not fabricated in a BiCMOS process as Texas Instruments claimed it did not scale well to 0.5 μm processes and offered little performance improvement. The process was perfected on TI's MVP digital signal processor (DSP) with some features missing such as three levels of metal instead of four and a 0.55 feature size, before it was used to fabricate the UltraSPARC to avoid a repeat of the fabrication problems encountered with SuperSPARC.
Package
[edit]The UltraSPARC is packaged in a 521-contact plastic ball grid array (PBGA).
Related processors
[edit]References
[edit]- Greenley, D. et al. (1995). "UltraSPARC: The next generation superscalar 64-bit SPARC". Proceedings of Compcon '95: pp. 442–451.
- Gwennap, Linley (3 October 1994). "UltraSparc Unleashes SPARC Performance". Microprocessor Report, Volume 8, Number 13.
- Gwennap, Linley (5 December 1994). "UltraSparc Adds Multimedia Instructions". Microprocessor Report.