http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CA-2068048-A1
Outgoing Links
| Predicate | Object |
|---|---|
| assignee | http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_01d535a4812392c3388ceb4af794ff11 |
| classificationCPCAdditional | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-2023 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-1654 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-182 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-1637 |
| classificationCPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-187 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-184 http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F11-181 |
| classificationIPCInventive | http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F11-20 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F11-16 http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F11-18 |
| filingDate | 1992-05-05^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor | http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_737dd99250d532642cb805ccf4a60bff |
| publicationDate | 1992-11-07^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber | CA-2068048-A1 |
| titleOfInvention | Fault tolerant processing section with dynamically reconfigurable voting |
| abstract | Abstract of the Disclosure A fault-tolerant digital data processor includes three identical logic CPU boards connected to a voting bus and a system bus. The three boards are initially designated as a master board, a slave board 0 and a slave board 1. The master board drives the system bus and the two slave boards serve as backups in case the master breaks. The master board issues signals, at different instances with the aid of multiplexing, to the slave boards. On the slave boards, corresponding signals are compared and the result is broadcast to all three boards. When all three boards are compared equal, the master board remains as master. If there is a miscompare between one slave board and the master but not between the other slave board and the master, the master board remains master, and the slave board with which the miscompare occurred will be disabled after another miscompare. If a miscompare occurs between the master board and both slave boards, a re-execution of the previous cycle occurs. After a master board failure is confirmed, a slave board becomes a master board, and if there is another comparison failure the former master board is disabled. |
| priorityDate | 1991-05-06^^<http://www.w3.org/2001/XMLSchema#date> |
| type | http://data.epo.org/linked-data/def/patent/Publication |
Incoming Links
Showing number of triples: 1 to 46 of 46.