http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-105374882-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_7968c51b44c029611add4a3db3901113
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-0262
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-02667
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-30604
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-786
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-02532
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H10K59-126
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-78675
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-02592
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-02595
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-66757
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1229
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1281
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-1274
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-786
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-336
filingDate 2015-12-21^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ce7682cebaca03081081e0aee380fbc0
publicationDate 2016-03-02^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber CN-105374882-A
titleOfInvention A kind of low temperature polysilicon thin film transistor and its preparation method
abstract The invention relates to a low-temperature polysilicon thin film transistor, comprising: a substrate; a buffer layer formed on the substrate; a semiconductor layer formed on the buffer layer; a gate insulating layer formed on the buffer layer and the semiconductor layer; The gate on the layer; the dielectric layer formed on the gate insulating layer and the gate; and the passivation layer formed on the dielectric layer; respectively formed inside the passivation layer, the dielectric layer and the gate insulating layer There are a first contact hole and a second contact hole, and a source electrode and a drain electrode are respectively formed on the first contact hole and the second contact hole; the semiconductor layer is a low-temperature polysilicon layer, and a reflective layer is also provided between the buffer layer and the semiconductor layer and/or insulation. The present invention also relates to a method for preparing the above-mentioned thin film transistor, which mainly uses processes such as deposition, photolithography, etching, and laser irradiation to prepare the above-mentioned thin film transistor. The low-temperature polysilicon thin film transistor of the present invention can obtain larger polysilicon grain size, which helps to obtain larger electron mobility.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-109638174-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-11245037-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-10861919-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-106548980-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-106548980-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-107039353-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-109638174-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-102550604-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20180015793-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-2019041976-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-107039353-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/CN-111081633-A
priorityDate 2015-12-21^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-100742381-B1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID426098968
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID6327157

Showing number of triples: 1 to 41 of 41.