http://rdf.ncbi.nlm.nih.gov/pubchem/patent/EP-1932158-A4

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_40e89e313d97ff2e09b350429639a96e
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C2207-107
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-06
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-5642
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C11-5628
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-10
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-16
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G06F1-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-06
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-3445
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C16-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1021
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1078
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G11C7-1051
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C11-4063
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C11-4093
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C11-4197
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G11C16-26
filingDate 2006-09-29^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_a0b3623984254c09de13b8e9e457865d
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_ec72bd0117e5b8f65cd1e8e19ee6382d
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_6dabe02b1dbbb4ff6d778b2b2e785204
publicationDate 2008-10-15^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber EP-1932158-A4
titleOfInvention MEMORY WITH OUTPUT CONTROL
abstract An apparatus, system, and method for controlling data transfer to an output port of a serial data link interface in a semiconductor memory is disclosed. In one example, a flash memory device may have multiple serial data links, multiple memory banks and control input ports that enable the memory device to transfer the serial data to a serial data output port of the memory device. In another example, a flash memory device may have a single serial data link, a single memory bank, a serial data input port, an control input port for receiving output enable signals. The flash memory devices may be cascaded in a daisy-chain configuration using echo signal lines to serially communicate between memory devices.
priorityDate 2005-09-30^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/anatomy/ANATOMYID1930810
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID414862234
http://rdf.ncbi.nlm.nih.gov/pubchem/taxonomy/TAXID1930810
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID7549

Showing number of triples: 1 to 33 of 33.