http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-102418774-B1

Outgoing Links

Predicate Object
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2224-11
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-6603
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-861
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0688
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-0649
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0255
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0248
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0288
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-5223
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L27-0788
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-3114
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L29-864
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76838
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-62
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L25-16
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L28-40
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-8221
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L49-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-62
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-768
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-861
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-66
filingDate 2021-05-18^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2022-07-07^^<http://www.w3.org/2001/XMLSchema#date>
publicationDate 2022-07-07^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-102418774-B1
titleOfInvention Transient Voltage suppresSion DIODES with reduced harmonics, and methods of making and using
abstract A semiconductor device includes a semiconductor die. A transient voltage suppression (TVS) structure is formed in the semiconductor die. A capacitor is formed over the semiconductor die. In one embodiment, the capacitor is formed by depositing a first conductive layer over the semiconductor die, depositing an insulating layer over the first conductive layer, and depositing a second conductive layer over the semiconductor die. In another embodiment, a capacitor is formed by forming a trench in a semiconductor die, depositing an insulating material in the trench, and depositing a conductive material in the trench.
priorityDate 2016-10-06^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-101041752-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2008310065-A1
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419593443
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID66227
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559551
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID93091
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5359268
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419491804
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559362
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID518712

Showing number of triples: 1 to 41 of 41.