http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20020011342-A

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_294881271413951a95f284b588a68e66
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00039
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00195
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00202
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00071
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K2005-00065
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K3-0315
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K5-133
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03L7-0816
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03L7-0995
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03L7-099
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K3-013
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03L7-0893
classificationIPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K5-00
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03L7-099
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03L7-089
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03L7-081
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03H11-26
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K3-03
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K3-354
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K3-013
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H03K5-13
filingDate 2001-07-31^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_55f808805267e56e7bf32a2dc51be088
publicationDate 2002-02-08^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber KR-20020011342-A
titleOfInvention Delay circuit, voltage controlled delay circuit, voltage controlled oscilating circuit, delay adjustment circuit, dll circuit and pll circuit
abstract An inverter-type delay circuit, a voltage-controlled oscillation circuit, and a voltage-controlled delay circuit can be realized in which the circuit configuration can be simplified, the influence of power supply noise can be reduced, and jitter can be reduced.n n n The driving current is controlled in accordance with a bias voltage or a control voltage, and a plurality of stages of delay stages for determining a delay time are connected by the driving current, and a change in power supply voltage is added to the bias voltage or the control voltage at a predetermined ratio. By supplying the addition result to each of the delay stages, a plurality of delays suppressing the power supply voltage dependency of the delay time of each delay stage and having different power supply voltage dependences, for example, power supply voltage dependences in which the delay times are opposite to each other. A delay circuit, a voltage controlled delay circuit, and a voltage controlled oscillation circuit, which can connect stages at a predetermined ratio and can suppress the power supply voltage dependency of the delay time of the entire delay circuit, are realized.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20220025171-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-100494324-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-20200089763-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/KR-101049385-B1
priorityDate 2000-08-01^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/anatomy/ANATOMYID31155
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID135529435
http://rdf.ncbi.nlm.nih.gov/pubchem/taxonomy/TAXID31155
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419515296

Showing number of triples: 1 to 38 of 38.