| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_bc905cbef116a1ec61d12125af9427f3 |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L2924-0002 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76819
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-76838
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L23-53223
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H01L21-31055 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-768
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L23-532
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-3105 |
| filingDate |
1993-04-14^^<http://www.w3.org/2001/XMLSchema#date> |
| grantDate |
1994-11-22^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_7315803696d43fefab8f2dedfb0757d0
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_34af8bc1305dda59c3a29e9b1731316e |
| publicationDate |
1994-11-22^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
US-5366850-A |
| titleOfInvention |
Submicron planarization process with passivation on metal line |
| abstract |
A passivation layer is provided over a conductive layer for contacting the active elements of semiconductor device structures in and on a semiconductor substrate. The passivation and conductive layers are patterned simultaneously. A thin oxide layer is deposited over the patterned conductive and passivation layers. The thin oxide layer is covered with a spin-on-glass layer to fill the valleys of the patterned conductive and passivation layers. The spin-on-glass layer is cured and then partially blanket anisotropically etched through its thickness and through the thin oxide layer to the underlying passivation layer at its highest point leaving spin-on-glass layer portions in the valleys. A top dielectric layer is deposited over the spin-on-glass layer to complete the planarization. Alternatively, an anisotropic oxide is deposited over patterned conductive lines of an integrated circuit. This anisotropic oxide deposits preferentially on the horizontal surfaces and relatively little on the vertical surfaces. The anisotropic oxide layer is covered with a spin-on-glass layer to fill the valleys of the patterned conductive layer. The spin-on-glass layer is cured and then partially blanket anisotropically etched through its thickness to the underlying anisotropic layer at its lowest point leaving spin-on-glass layer portions in the valleys. A top dielectric layer is deposited over the spin-on-glass layer to complete the planarization. |
| isCitedBy |
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6372664-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/GB-2312325-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5723380-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2010105157-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2003042262-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/WO-9929498-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5940729-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5482900-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5818111-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/GB-2312325-B
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6376911-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6184123-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6281112-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6265298-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5814558-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2002022124-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5930677-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6284345-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6294471-B1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5639345-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6054769-A |
| priorityDate |
1993-04-14^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |