http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6346978-B1

Outgoing Links

Predicate Object
assignee http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_6a6c760472ee4c29e9cd26152ace2eb0
classificationCPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-136277
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-133302
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F2202-105
classificationCPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/G02F1-1333
classificationIPCAdditional http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-1362
classificationIPCInventive http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L27-12
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L29-786
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-1333
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H01L21-02
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-136
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G02F1-1368
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09F9-30
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G09F9-00
filingDate 1999-07-13^^<http://www.w3.org/2001/XMLSchema#date>
grantDate 2002-02-12^^<http://www.w3.org/2001/XMLSchema#date>
inventor http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_c173beab7da4ee3a76d53501fd4466b2
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_784725c7aa6e440cd5e87cc5a2d87193
publicationDate 2002-02-12^^<http://www.w3.org/2001/XMLSchema#date>
publicationNumber US-6346978-B1
titleOfInvention SOI TFT array substrate for LCD projection display
abstract The invention provides a substrate and high-density pixel array for use in liquid crystal displays (LCDs). The pixels are formed using integrated circuit (IC) processes on silicon-on-insulator (SOI) substrates and include thin film transistors (TFTs) formed in single-crystal silicon. Instead of bonding a layer of single-crystal silicon to a separate transparent substrate made of glass, quartz, or another transparent material, or partially crystallizing silicon deposited on a substrate, the invention employs a unitary SOI wafer substrate having a buried insulating layer of silicon dioxide. A high-density pixel array comprising rows and columns of pixel electrodes, each controlled by a TFT, is formed in the surface layer of the substrate. The bulk silicon supporting layer, beneath the pixel array, on the opposite side of the insulating layer of the substrate, is removed. The resultant substrate includes a pixel array and a supporting layer of silicon dioxide.
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2006011918-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8945977-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2006035397-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-8652937-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7319243-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2002149710-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2016358570-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-6958252-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-2012190150-A1
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-9773466-B2
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-7264981-B2
priorityDate 1999-07-13^^<http://www.w3.org/2001/XMLSchema#date>
type http://data.epo.org/linked-data/def/patent/Publication

Incoming Links

Predicate Subject
isCitedBy http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5530266-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5714790-A
http://rdf.ncbi.nlm.nih.gov/pubchem/patent/US-5434433-A
isDiscussedBy http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID457707758
http://rdf.ncbi.nlm.nih.gov/pubchem/substance/SID419559541
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID24261
http://rdf.ncbi.nlm.nih.gov/pubchem/compound/CID5461123

Showing number of triples: 1 to 42 of 42.