| Predicate |
Object |
| assignee |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentassignee/MD5_6b822ee046eb6c45d1e3bd9ce9c1782e |
| classificationCPCAdditional |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04N19-436 |
| classificationCPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04N19-44
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04N19-423
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04N19-436
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H03K19-17728
http://rdf.ncbi.nlm.nih.gov/pubchem/patentcpc/H04N19-42 |
| classificationIPCInventive |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F15-78
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H04N19-42
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H04N19-44
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/H04N21-426
http://rdf.ncbi.nlm.nih.gov/pubchem/patentipc/G06F1-08 |
| filingDate |
2016-03-31^^<http://www.w3.org/2001/XMLSchema#date> |
| inventor |
http://rdf.ncbi.nlm.nih.gov/pubchem/patentinventor/MD5_aa07e0c99c24a951a9ae29a1ca0eb12f |
| publicationDate |
2016-10-20^^<http://www.w3.org/2001/XMLSchema#date> |
| publicationNumber |
WO-2016166631-A1 |
| titleOfInvention |
Decoder, receiver, and electronic device |
| abstract |
Power consumption of a decoder is reduced. The decoder includes an FPGA. The FPGA performs at least one processing to decode the data. In the case where the data has first resolution, an input data signal of the FPGA is a binary signal and a clock frequency of the FPGA is a first frequency. In the case where the resolution of the data is lower than the first resolution, the input data signal of the FPGA is a pulse signal and the FPGA operates at a second frequency which is lower than the first frequency. The FPGA operates at the first clock frequency in the case of decoding 8K data and the FPGA operates at the second clock frequency in the case of decoding 4K or 2K data. |
| priorityDate |
2015-04-13^^<http://www.w3.org/2001/XMLSchema#date> |
| type |
http://data.epo.org/linked-data/def/patent/Publication |