| abstract |
An integrated circuit arrangement comprising a pair of insulated-gate transistor devices connectible in series, the first transistor of said pair being operable as a depletion-mode device whilst the second transistor of said pair serves as an enhancement-mode device. A separately-biasable gate electrode permits the threshold voltage of the depletion-mode transistor to be adjusted independently. |