"A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable ..."

Andrés Otero et al. (2011)

> Home

Details and statistics

DOI: 10.1109/AHS.2011.5963956

access: closed

type: Conference or Workshop Paper

metadata version: 2020-09-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/ahs/OteroSMTRS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/ahs/OteroSMTRS11
Andrés Otero, Rubén Salvador, Javier Mora, Eduardo de la Torre, Teresa Riesgo, Lukás Sekanina:
A fast Reconfigurable 2D HW core architecture on FPGAs for evolvable Self-Adaptive Systems. AHS 2011: 336-343

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.