"An efficient VLSI architecture for 2-D dual-mode SMDWT."

Chih-Hsien Hsia, Jen-Shiun Chiang, Shih-Hao Chang (2013)

> Home

Details and statistics

DOI: 10.1109/ICNSC.2013.6548836

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icnsc/HsiaCC13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icnsc/HsiaCC13
Chih-Hsien Hsia, Jen-Shiun Chiang, Shih-Hao Chang:
An efficient VLSI architecture for 2-D dual-mode SMDWT. ICNSC 2013: 775-779

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.