"Leverage Redundancy in Hardware Transactional Memory to Improve Cache ..."

Zhichao Yan et al. (2018)

> Home

Details and statistics

DOI: 10.1145/3225058.3225093

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icpp/YanJSST18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icpp/YanJSST18
Zhichao Yan, Hong Jiang, Witawas Srisa-an, Sharad C. Seth, Yujuan Tan:
Leverage Redundancy in Hardware Transactional Memory to Improve Cache Reliability. ICPP 2018: 60:1-60:10

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.