default search action
"A 12-Bit SAR ADC with Reference Voltage Ripple Suppression."
Wei-Chih Lai et al. (2021)
- Wei-Chih Lai, Tzu-Hsiang Hsu, Chih-Cheng Chen, Chih-Cheng Hsieh:
A 12-Bit SAR ADC with Reference Voltage Ripple Suppression. ISCAS 2021: 1-4
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.