"A Bin-by-Bin Calibration with Neural Network for FPGA-Based ..."

Yue Xu et al. (2022)

> Home

Details and statistics

DOI: 10.1109/RCAR54675.2022.9872281

access: closed

type: Conference or Workshop Paper

metadata version: 2022-09-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/rcar/XuXXYYZZW22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/rcar/XuXXYYZZW22
Yue Xu, Jie Xie, Zhiwei Xing, Wenqiang Yuan, Guanqun Yu, Zhongmin Zeng, Baoshun Zhang, Dongmin Wu:
A Bin-by-Bin Calibration with Neural Network for FPGA-Based Tapped-Delay-Line Time-to-Digital Converter. RCAR 2022: 681-686

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.