"A Parallel Simulated Annealing-Based Channel Router."

Rajib Mall, Srilata Raman, Lalit M. Patnaik (1994)

> Home

Details and statistics

DOI: 10.1142/S0129053394000068

access: closed

type: Journal Article

metadata version: 2020-09-08

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ijhsc/MallRP94
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ijhsc/MallRP94
Rajib Mall, Srilata Raman, Lalit M. Patnaik:
A Parallel Simulated Annealing-Based Channel Router. Int. J. High Speed Comput. 6(1): 101-114 (1994)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.