"Metastability immune and area efficient error masking flip-flop for timing ..."

Govinda Sannena, Bishnu Prasad Das (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2017.11.006

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SannenaD18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SannenaD18
Govinda Sannena, Bishnu Prasad Das:
Metastability immune and area efficient error masking flip-flop for timing error resilient designs. Integr. 61: 101-113 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.