"Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution ..."

Chao Wang et al. (2016)

> Home

Details and statistics

DOI: 10.1109/TPDS.2015.2487346

access: closed

type: Journal Article

metadata version: 2023-08-28

- view
  authority control:
- export record
  dblp key:
  - journals/tpds/WangZLWZ16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tpds/WangZLWZ16
Chao Wang, Junneng Zhang, Xi Li, Aili Wang, Xuehai Zhou:
Hardware Implementation on FPGA for Task-Level Parallel Dataflow Execution Engine. IEEE Trans. Parallel Distributed Syst. 27(8): 2303-2315 (2016)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.