"A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar."

Rahul Gharpinde et al. (2018)

> Home

Details and statistics

DOI: 10.1109/TVLSI.2017.2763171

access: closed

type: Journal Article

metadata version: 2021-04-09

- view
  authority control:
- export record
  dblp key:
  - journals/tvlsi/GharpindeTDS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tvlsi/GharpindeTDS18
Rahul Gharpinde, Phrangboklang Lyngton Thangkhiew, Kamalika Datta, Indranil Sengupta:
A Scalable In-Memory Logic Synthesis Approach Using Memristor Crossbar. IEEE Trans. Very Large Scale Integr. Syst. 26(2): 355-366 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.