"High speed low complexity FPGA-based FIR filters using pipelined adder graphs."

Martin Kumm, Peter Zipf (2011)

> Home

Details and statistics

DOI: 10.1109/FPT.2011.6132698

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpt/KummZ11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpt/KummZ11
Martin Kumm, Peter Zipf:
High speed low complexity FPGA-based FIR filters using pipelined adder graphs. FPT 2011: 1-4

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.