"A 1-16-Gb/s Wide-Range Clock/Data Recovery Circuit With a Bidirectional ..."

Chang-Lin Hsieh, Shen-Iuan Liu (2011)

> Home

Details and statistics

DOI: 10.1109/TCSII.2011.2158719

access: closed

type: Journal Article

metadata version: 2020-05-27

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/tcas/HsiehL11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/tcas/HsiehL11
Chang-Lin Hsieh, Shen-Iuan Liu:
A 1-16-Gb/s Wide-Range Clock/Data Recovery Circuit With a Bidirectional Frequency Detector. IEEE Trans. Circuits Syst. II Express Briefs 58-II(8): 487-491 (2011)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.