"Timing error mitigation in microprocessor cores."

Stefanos Valadimas, Angela Arapoyanni, Yiorgos Tsiatouhas (2016)

> Home

Details and statistics

DOI: 10.1109/ICECS.2016.7841316

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ValadimasAT16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ValadimasAT16
Stefanos Valadimas, Angela Arapoyanni, Yiorgos Tsiatouhas:
Timing error mitigation in microprocessor cores. ICECS 2016: 772-775

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.