"PP-cache: A partitioned power-aware instruction cache architecture."

Cheol Hong Kim, Sung Woo Chung, Chu Shik Jhon (2006)

> Home

Details and statistics

DOI: 10.1016/J.MICPRO.2005.12.004

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/mam/KimCJ06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/mam/KimCJ06
Cheol Hong Kim, Sung Woo Chung, Chu Shik Jhon:
PP-cache: A partitioned power-aware instruction cache architecture. Microprocess. Microsystems 30(5): 268-279 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.